PCI总线定义

PCI总线定义


PCI 是 Peripheral Component Interconnect 的缩写。接口卡的外观:
PCI 标准 32位/64位 接口卡


PCI总线定义


 

Pin

+5V

+3.3V

DescripTIon

Pin

+5V

+3.3V

DescripTIon

A1

TRST

 

Test Logic Reset

B1

-12V

 

-12 VDC

A2

+12V

 

+12 VDC

B2

TCK

 

Test Clock

A3

TMS

 

Test Mde Select

B3

GND

 

Ground

A4

TDI

 

Test Data Input

B4

TDO

 

Test Data Output

A5

+5V

 

+5 VDC

B5

+5V

 

+5 VDC

A6

INTA

 

Interrupt A

B6

+5V

 

+5 VDC

A7

INTC

 

Interrupt C

B7

INTB

 

Interrupt B

A8

+5V

 

+5 VDC

B8

INTD

 

Interrupt D

A9

RESV01

 

Reserved VDC

B9

PRSNT1

 

Reserved

A10

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B10

RES

 

+V I/O (+5 V or +3.3 V)

A11

RESV03

 

Reserved VDC

B11

PRSNT2

 

??

A12

GND03

(OPEN)

Ground or Open (Key)

B12

GND

(OPEN)

Ground or Open (Key)

A13

GND05

(OPEN)

Ground or Open (Key)

B13

GND

(OPEN)

Ground or Open (Key)

A14

RESV05

 

Reserved VDC

B14

RES

 

Reserved VDC

A15

RESET

 

Reset

B15

GND

 

Reset

A16

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B16

CLK

 

Clock

A17

GNT

 

Grant PCI use

B17

GND

 

Ground

A18

GND08

 

Ground

B18

REQ

 

Request

A19

RESV06

 

Reserved VDC

B19

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

A20

AD30

 

Address/Data 30

B20

AD31

 

Address/Data 31

A21

+3.3V01

 

+3.3 VDC

B21

AD29

 

Address/Data 29

A22

AD28

 

Address/Data 28

B22

GND

 

Ground

A23

AD26

 

Address/Data 26

B23

AD27

 

Address/Data 27

A24

GND10

 

Ground

B24

AD25

 

Address/Data 25

A25

AD24

 

Address/Data 24

B25

+3.3V

 

+3.3VDC

A26

IDSEL

 

IniTIalizaTIon Device Select

B26

C/BE3

 

Command, Byte Enable 3

A27

+3.3V03

 

+3.3 VDC

B27

AD23

 

Address/Data 23

A28

AD22

 

Address/Data 22

B28

GND

 

Ground

A29

AD20

 

Address/Data 20

B29

AD21

 

Address/Data 21

A30

GND12

 

Ground

B30

AD19

 

Address/Data 19

A31

AD18

 

Address/Data 18

B31

+3.3V

 

+3.3 VDC

A32

AD16

 

Address/Data 16

B32

AD17

 

Address/Data 17

A33

+3.3V05

 

+3.3 VDC

B33

C/BE2

 

Command, Byte Enable 2

A34

FRAME

 

Address or Data phase

B34

GND13

 

Ground

A35

GND14

 

Ground

B35

IRDY

 

Initiator Ready

A36

TRDY

 

Target Ready

B36

+3.3V06

 

+3.3 VDC

A37

GND15

 

Ground

B37

DEVSEL

 

Device Select

A38

STOP

 

Stop Transfer Cycle

B38

GND16

 

Ground

A39

+3.3V07

 

+3.3 VDC

B39

LOCK

 

Lock bus

A40

SDONE

 

Snoop Done

B40

PERR

 

Parity Error

A41

SBO

 

Snoop Backoff

B41

+3.3V08

 

+3.3 VDC

A42

GND17

 

Ground

B42

SERR

 

System Error

A43

PAR

 

Parity

B43

+3.3V09

 

+3.3 VDC

A44

AD15

 

Address/Data 15

B44

C/BE1

 

Command, Byte Enable 1

A45

+3.3V10

 

+3.3 VDC

B45

AD14

 

Address/Data 14

A46

AD13

 

Address/Data 13

B46

GND18

 

Ground

A47

AD11

 

Address/Data 11

B47

AD12

 

Address/Data 12

A48

GND19

 

Ground

B48

AD10

 

Address/Data 10

A49

AD9

 

Address/Data 9

B49

GND20

 

Ground

A52

C/BE0

 

Command, Byte Enable 0

B50

(OPEN)

GND

Ground or Open (Key)

A53

+3.3V11

 

+3.3 VDC

B51

(OPEN)

GND

Ground or Open (Key)

A54

AD6

 

Address/Data 6

B52

AD8

 

Address/Data 8

A55

AD4

 

Address/Data 4

B53

AD7

 

Address/Data 7

A56

GND21

 

Ground

B54

+3.3V12

 

+3.3 VDC

A57

AD2

 

Address/Data 2

B55

AD5

 

Address/Data 5

A58

AD0

 

Address/Data 0

B56

AD3

 

Address/Data 3

A59

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B57

GND22

 

Ground

A60

REQ64

 

Request 64 bit ???

B58

AD1

 

Address/Data 1

A61

VCC11

 

+5 VDC

B59

VCC08

 

+5 VDC

A62

VCC13

 

+5 VDC

B60

ACK64

 

Acknowledge 64 bit ???

 

 

 

 

B61

VCC10

 

+5 VDC

A63

GND

 

Ground

B62

VCC12

 

+5 VDC

A64

C/BE[7]#

 

Command, Byte Enable 7

 

 

 

 

A65

C/BE[5]#

 

Command, Byte Enable 5

B63

RES

 

Reserved

A66

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B64

GND

 

Ground

A67

PAR64

 

Parity 64 ???

B65

C/BE[6]#

 

Command, Byte Enable 6

A68

AD62

 

Address/Data 62

B66

C/BE[4]#

 

Command, Byte Enable 4

A69

GND

 

Ground

B67

GND

 

Ground

A70

AD60

 

Address/Data 60

B68

AD63

 

Address/Data 63

A71

AD58

 

Address/Data 58

B69

AD61

 

Address/Data 61

A72

GND

 

Ground

B70

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

A73

AD56

 

Address/Data 56

B71

AD59

 

Address/Data 59

A74

AD54

 

Address/Data 54

B72

AD57

 

Address/Data 57

A75

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B73

GND

 

Ground

A76

AD52

 

Address/Data 52

B74

AD55

 

Address/Data 55

A77

AD50

 

Address/Data 50

B75

AD53

 

Address/Data 53

A78

GND

 

Ground

B76

GND

 

Ground

A79

AD48

 

Address/Data 48

B77

AD51

 

Address/Data 51

A80

AD46

 

Address/Data 46

B78

AD49

 

Address/Data 49

A81

GND

 

Ground

B79

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

A82

AD44

 

Address/Data 44

B80

AD47

 

Address/Data 47

A83

AD42

 

Address/Data 42

B81

AD45

 

Address/Data 45

A84

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

B82

GND

 

Ground

A85

AD40

 

Address/Data 40

B83

AD43

 

Address/Data 43

A86

AD38

 

Address/Data 38

B84

AD41

 

Address/Data 41

A87

GND

 

Ground

B85

GND

 

Ground

A88

AD36

 

Address/Data 36

B86

AD39

 

Address/Data 39

A89

AD34

 

Address/Data 34

B87

AD37

 

Address/Data 37

A90

GND

 

Ground

B88

+5V

+3.3V

+V I/O (+5 V or +3.3 V)

A91

AD32

 

Address/Data 32

B89

AD35

 

Address/Data 35

A92

RES

 

Reserved

B90

AD33

 

Address/Data 33

A93

GND

 

Ground

B91

GND

 

Ground

A94

RES

 

Reserved

B92

RES

 

Reserved

  • PCI总线定义已关闭评论
    A+
发布日期:2019年07月14日  所属分类:电子百科